A physics-based model for the surface potential and drain current for monolayer transition metal dichalcogenide (TMD) field-effect transistor is presented. Taking into account the two-dimensional (2D) density-of-states of the atomic layer thick TMD and its impact on the quantum capacitance, a model for the surface potential is presented. Next, considering a drift-diffusion mechanism for the carrier transport along the monolayer TMD, an explicit expression for the drain current has been derived. The model has been benchmarked with a measured prototype transistor. Based on the proposed model, the device design window targeting low-power applications is discussed. A great deal of interest in two-dimensional materials analogues of graphene has appeared among the scientific community since the demonstration of isolated 2D atomic plane crystals from bulk crystals. 1 Dimensionality is key for the definition of material properties and the same chemical compound can exhibit dramatically different properties depending on whether it is arranged in dots (0D), wires (1D), sheets (2D), or bulk (3D) crystal structure. Notably, experimental studies of 2D atomic crystals were lacking until recently because of the difficulty in their identification. 1 Representative of this class are the 2D monolayer of transition metal dichalcogenides (TMDs) with a chemical formula MX 2 , where M stands for a transition metal and X for Se, S, or Te. The potential of this family of layered materials for flexible electronics was proposed by Podzorov et al., who demonstrate an ambipolar WSe 2 p-field-effect transistor (FET) with a hole mobility comparable to silicon ($500 cm 2 / Vs). 2 The electronic properties of TMDs vary from semiconducting (e.g., WSe 2 ) to superconducting (e.g., NbSe 2 ). The semiconducting monolayer TMDs, like MoS 2 , MoSe 2 , MoTe 2 , WS 2 , and WSe 2 are predicted to exhibit a direct gap in the range of 1-2 eV. 3 The wide gap together with a promising ability to scale to short gate lengths because of the optimum electrostatic control of the channel, by virtue of its thinness, make monolayer TMDs very promising for low power switching and optoelectronics applications. The first 2D crystal based FET relying on a semiconducting analogue of graphene was demonstrated using a monolayer MoS2 as the active channel. 4 Low power switching with an I ON /I OFF $ 10 8 and subthreshold swing (SS) of 74 mV/decade at room temperature was experimentally measured. More recently, a monolayer p-type WSe 2 FET with an optimum SS $ 60 mV/ decade and I ON /I OFF > 10 6 was demonstrated. 5 To boost the development of 2D-material based transistor technology, modeling of the electrical characteristics is essential to cover aspects as device design optimization, projection of performances, and exploration of low-power switching circuits. [6] [7] [8] [9] Some models aimed to explore the performance limits of monolayer TMD transistors have been reported assuming ballistic transport. 10, 11 However, the behavior of state-of-the art devices is far from ballistic and a drift-diffusion transport regime seems more appropriate for channel lengths well above the carrier mean free path (see Refs. 12 and 13 as an illustrative example of carrier transport studies, where the case of graphene is discussed). In this context, I propose a model for the current-voltage (I-V) characteristics of monolayer TMD FETs, based on the driftdiffusion theory. As a previous step a surface potential model, accounting for the 2D density-of-states (DOS 2D ) of monolayer TMDs, is proposed. I will consider that carriers are free to move parallel to the TMD sheet. However, their motion is restricted in the perpendicular direction because the strong quantum confinement. The DOS 2D has a profound impact on the quantum capacitance, which is essentially different from that of a nanowire (1D) or a bulk (3D) material. Analytical expressions are derived for both the surface potential and drain current covering both subthreshold and above threshold operation regions.
Let us consider a dual-gate monolayer TMD FET with the cross-section depicted in the inset of The source is grounded and considered the reference potential in the device. The electrostatics of this device can be understood using the equivalent capacitive circuit depicted in the inset of Fig. 2 . Here, C t and C b are the top and bottom oxide capacitances and C q represents the quantum capacitance of the 2D sheet. The charge density (per unit area) is calculated by integrating the DOS 2D over all the energies and can be expressed as
where Q p and Q n refer to the positive (holes) and negative (electrons) charge contributions, respectively; f(E) is the Fermi-Dirac function, and E F ¼ qV c is the Fermi level, where the reference level is the semiconductor mid-gap. The parameter V c represents the voltage drop across C q or surface potential. For the sake of getting a simple model, f
where m* is the effective mass, E n represents the energy of the n th -subband, H(E) is the Heaviside function, and considering that the ground state (n ¼ 0) is the more relevant in determining the carrier density, then Eq. (1) can be written as
where E 0 ¼ E g /2 and E g is the band gap of the monolayer TMD. From Eq. (2), the quantum capacitance defined as C q ¼ ÀdQ c / dV c , results in
Under nonequilibrium conditions (V ds 6 ¼ 0), a single Fermi level cannot be assumed. Instead, two distinct quasi-Fermi levels for computing the electron V n (x) and hole V p (x) concentrations and currents have to be considered. Here x denotes the transport direction. In this work, I consider the modeling of unipolar p-FETs. Extension to unipolar n-FETs is straightforward. Coming back to the inset of Fig. 2 , V p (x) is zero at the source end (x ¼ 0) and V ds at the drain end (x ¼ L). Applying basic circuit laws to the equivalent capacitive network, the following relation can be obtained: 
where V gs -V gs0 and V bs -V bs0 are the top and back gatesource voltage overdrive, respectively. These quantities comprise work-function differences between the gates and the TMD monolayer, eventual charged interface states at the TMD monolayer/oxide interfaces, and intentional or unintentional doping of the TMD monolayer.
To model the drain current of a monolayer TMD p-FET, a drift-diffusion transport is assumed under the form I ds ¼ ÀWQ p (x)v(x), where W is the gate width, and v(x) the hole drift velocity v ¼ lF, where F is the electric field and l is the hole effective mobility assumed independent of field, carrier density, or temperature. This model applies as long as the channel length is well above the hole mean free path. As a reference, a mean free path (for electrons) of $20 nm was estimated in Ref. 10 for MoS 2 monolayers. Applying F ¼ ÀdV p (x)/dx, inserting the above expression for v, and integrating the resulting equation over the device length, the drain current becomes I ds ¼ l W L Ð V ds 0 Q p dV p . In order to get an explicit expression for the drain current, the integral is solved using V c as the integration variable consistently expressing Q p as a function of V c ,
where V cs is obtained from Eq.
, where C q,p ¼ ÀdQ p / dV c . Inserting this expression into Eq. (5), the following explicit drain current expression can be finally obtained
where g(V c ) takes different forms whether qV c < ÀE 0 (above threshold region) or qV c ! ÀE 0 (subthreshold region). To take into account eventual saturation velocity effects, the physical channel length should be replaced by an effective length L ef f ¼ L þ l jV ds j v sat , where v sat is the hole saturation velocity.
To test the model, I have benchmarked the resulting I-V characteristics with experimental results reported in Ref. 5 , which are unipolar p-type FETs with a channel consisting of a monolayer WSe 2 . The channel was contacted with Pd contacts acting as source and drain electrodes. P-type conduction was experimentally observed and this is presumably due to the small barrier height for hole injection at the Pd-WSe 2 interface. The energy band gap of the monolayer WSe 2 is E g $ 1.68 eV and the valence band effective mass along the transport direction is calculated to be m* ¼ 0.64m 0 (K ! C), m 0 being the free electron mass, estimated from the dispersion relations. 3 The device under test has L ¼ 9.4 lm, W ¼ 1 lm, top dielectric is ZrO 2 of 17.5 nm and relative permittivity $12.5, and the bottom dielectric is silicon oxide of 270 nm. The backgate voltage was À40 V. The flat-band voltages V gs0 and V bs0 were tuned to À0.5 V and 0 V, respectively, to provide an appropriate shift of the transfer characteristics according to the experiment. A constant hole effective mobility of 250 cm 2 /Vs was assumed, consistent with measurements. A source/drain resistance of 300 X provides a good fit with the experiment. Around the threshold voltage ($À 0:5 VÞ, a slight disagreement is observed because the approximation made for the Fermi-Dirac distribution. The resulting I-V transfer and output characteristics are shown in Figs. 1 and 2 . In accordance with the experiment, a SS $ 60 mV/decade at room temperature and I ON / I Off $ 10 6 is predicted by the model (Fig. 1 ). Note that no interface trap capacitance (C it ) was needed to be included in the model to match the experiment because the near ideal subthreshold slope suggests that C it ( C ox . The output characteristics show saturation-like behavior at high V ds (Fig. 2) . Saturation velocity effects are not expected to be relevant for this transistor because l v sat $ 2:5 nm=V, giving L eff % L. At low V ds , the model nicely reproduces the observed linear behavior, indicative of ohmic metal contacts. The agreement between the proposed model (solid lines) and the experiment (symbols) is pretty good. More accuracy could be expected by adding to the model a field dependent mobility and selfheating effects. Next, by using the model, the tradeoff between I ON and I ON /I Off is calculated (Fig. 3 ). Ten orders of magnitude between switching states could be achieved, although at the expense of the I ON . For the reported transistor, an I ON /I Off $10 6 with I ON $1 lA/lm at power supply voltage V DD ¼ 0.6 V could be achieved. Nevertheless, a huge improvement of the I ON may be possible via channel length scaling. A simulation of an hypothetical transistor of L ¼ 100 nm assuming the same hole mobility as the reference transistor gives a factor Â100 of ON-current improvement for a fixed I ON /I Off . Note that short-channel effects (SCEs) have not been included in the model, but due to the extreme immunity of 2D materials to SCE the 100 nm transistor considered here is expected to behave as a well tempered long-channel transistor. For short-channel length devices (sub 100-nm), the calculations should be done by solving the full Poisson's equation in both vertical and lateral dimensions, which is beyond the scope of this work.
In conclusion, a surface potential and drain current model for monolayer TMD transistors has been proposed, taking into account the 2D semiconducting nature of monolayer TMDs. The drain current is formulated assuming a drift-diffusion theory, which seems appropriate for explaining the experimental results of reported devices till date. These transistors hold promise for low-power switching applications. The proposed model should be valid for other transistors relying on 2D atomic layer thick channels.
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